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Massively Parallel
Approximate Gaussian Process Regression∗
Robert B. Gramacy†, Jarad Niemi‡, and Robin M. Weiss§
Abstract. We explore how the big-three computing paradigms—symmetric multiprocessor, graphical process-
ing units (GPUs), and cluster computing—can together be brought to bear on large-data Gaussian
processes (GP) regression problems via a careful implementation of a newly developed local approx-
imation scheme. Our methodological contribution focuses primarily on GPU computation, as this
requires the most care and also provides the largest performance boost. However, in our empirical
work we study the relative merits of all three paradigms to determine how best to combine them.
The paper concludes with two case studies. One is a real data ﬂuid-dynamics computer experi-
ment which beneﬁts from the local nature of our approximation; the second is a synthetic example
designed to ﬁnd the largest data set for which (accurate) GP emulation can be performed on a
commensurate predictive set in under an hour.
Key words. emulator, nonparametric regression, graphical processing unit, symmetric multiprocessor, cluster
computing, big data, computer experiment
AMS subject classifications. 62L05, 62L12, 62JO2
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1. Introduction. Gaussian processes (see, e.g., Rasmussen and Williams, 2006) form the
canonical regression model for data arising from computer experiments (Santner, Williams,
and Notz, 2003). Their nonparametric ﬂexibility, interpolative capability, and conditionally
analytic predictive distributions with high accuracy and appropriate coverage make them ide-
ally suited to applications where accuracy and full uncertainty quantiﬁcation/propagation are
equally important. Examples include design (Santner, Williams, and Notz, 2003), sequential
design (Seo et al., 2000), optimization (Jones, Schonlau, and Welch, 1998), contour ﬁnding
(Ranjan, Haynes, and Karsten, 2011), and calibration (Kennedy and O’Hagan, 2001; Bayarri
et al., 2007), to name just a few.
The main disadvantage to Gaussian process (GP) regression models is computational.
Inference and prediction require decomposing an N ×N matrix, for N observations, and that
usually requires an O(N3) operation. With modern desktop computers, that limits GPs to
N in the low thousands for point inference (e.g., via maximum likelihood estimation (MLE)
or cross validation) and to the hundreds for sampling methods (Bayesian Monte Carlo or
bootstrap). Point inference can be pushed to N in the tens of thousands when modern
supercomputer computing facilities are paired with new distributed linear algebra libraries,
as illustrated by Paciorek et al. (2013).
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MASSIVELY PARALLEL GAUSSIAN PROCESS 565
As data sets become ever larger, research into approximate GP modeling has become
ever more frenzied. Early examples include the works of Vecchia (1988); Nychka, Wikle, and
Royle (2002); Stein, Chi, and Welty (2004); Quin˜onero-Candela and Rasmussen (2005); Furrer,
Genton, and Nychka (2006); Cressie and Johannesson (2008). More recent examples include
those of Haaland and Qian (2011); Sang and Huang (2012); Kaufman et al. (2012); Eidsvik
et al. (2013). Sparsity is a recurring theme. The approximations involve either explicitly
working with a subset of the data or imposing a covariance structure which produces sparse
matrices that can be quickly decomposed. Another way to get fast inference is to impose
structure on the design, e.g., forcing a lattice design. This can lead to substantial shortcuts
in the calculations (e.g., Gilboa, Saatc¸i and Cunningham, 2012; Plumlee, 2014) but somewhat
limits applicability.
In this work we consider the particular approximation suggested by Gramacy and Apley
(2014). That approximation drew inspiration from several of the works referenced above
but primarily involves modernizing an old idea of local kriging neighborhoods (Cressie, 1991,
pp. 131–134) by borrowing from active learning heuristics for sequential design (Seo et al.,
2000). The idea is to build a GP predictor for a particular location, x, by greedily building a
subdesign Xn(x) ⊆ X, where n  N , according to an appropriate criteria. Then, prediction
over a vast grid can be parallelized by processing each element, x, of the grid independently
of the others. Such independence can also yield a thrifty nonstationary modeling feature.
Our primary contribution centers around recognizing that the criteria, which must be re-
peatedly evaluated over (nearly) the entire design space X, can be implemented on a graphical
processing unit (GPU). In essence, we are proposing to nest a parallel (GPU) computation
within an already parallelized symmetric multiprocessor (SMP) environment. Both the GPU
implementation (in CUDA) and its interface to the outer parallel scheme (via OpenMP) must be
treated delicately to be eﬃcient. We then round out the supercomputing trifecta by distribut-
ing computation on a cluster of multicore and multi-GPU nodes.
GPUs oﬀer great promise in scientiﬁc computing, in some cases leading to 100x speedups.
We ﬁnd more modest speedups in our examples (40–60x), echoing similar results obtained
with GPU-accelerated large matrix operations (Franey, Ranjan, and Chipman, 2012; Eidsvik
et al., 2013; Paciorek et al., 2013). In contrast to these works, however, we do not make
use of library routines. In fact, our approximations explicitly keep the required matrices
small. Our repetitive local searches involve low-level operations which can be implemented on
the GPU with a very small (and completely open source) kernel. The entire implementation,
including CUDA, C, and R subroutines, is made available as an R package called laGP (Gramacy,
2013).
The remainder of the paper is outlined as follows. Section 2 reviews GP computer modeling
generally, and the Gramacy and Apley (2014) local approximate GP scheme speciﬁcally, with
a focus on the particular subroutine that is reimplemented in this paper. Section 3 details
our CUDA implementation of that subroutine, and in section 4 we study the speedups obtained
in isolation (i.e., compared to a CPU version of the same subroutine) and within the wider
context (incorporating the calling environment on a multicore, multi-GPU compute node) on
a toy problem. In section 5 we augment with an oﬀ-the-shelf, simple network of workstations
cluster computing facility in order to emulate a large real-data computer experiment from the
literature. We then separately consider a synthetic data-generating mechanism to ﬁnd the
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566 R. B. GRAMACY, J. NIEMI, AND R. M. WEISS
largest problem we can solve with an hour of (multinode cluster) computing time. The paper
concludes with a brief discussion in section 6.
2. Computer model emulation. Computer simulation of a system under varying condi-
tions represents a comparatively inexpensive alternative to actual physical experimentation
and/or monitoring. Examples include aeronautics (designing a new aircraft wing) and climate
science (collecting atmospheric ozone data). In some cases it is the only (ethical) alternative,
e.g., in epidemiology. Still, computer models can be complex and computationally demanding,
and therefore only a limited (if still vast) number of runs DN = (x1, y1), . . . , (xN , yN ) for input
conditions xi, producing outputs yi, can be obtained. Computer model emulation, therefore,
remains an integral component of many applications involving data arising from computer
simulation. Given the data DN , an emulator provides a distribution over possible responses
Y (x)|DN for new inputs x. A key requirement is that the emulator be able to provide that
distribution at much lower computational expense than running new simulations.
2.1. GP regression. The GP regression model is canonical for emulation, primarily for
the following two reasons:
1. The predictive equations p(y(x)|DN ,Kθ) have a closed form given a small number of
“tuning” parameters, θ, describing the correlation structureKθ(·, ·), which is discussed
separately below. They are Student-t with degrees of freedom N ,
mean μ(x|DN , θ) = k(x)K−1Y,(1)
and scale σ2(x|DN , θ) = ψ[K(x, x) − k
(x)K−1k(x)]
N
,(2)
where k(x) is the N -vector whose ith component is Kθ(x, xi), K is an N ×N matrix
whose entries are Kθ(xi, xj), and ψ = Y
K−1Y . Using properties of the Student-t,
the variance of Y (x) is V (x) ≡ Var[Y (x)|DN , θ] = σ2(x|DN , θ)×N/(N − 2).
Observe that the mean is a linear predictor, which depends on the responses Y , and
that the variance is independent of Y given Kθ(·, ·). The result is a football-shaped
predictive interval which is wide away from data locations xi and narrows at the xi—a
visually appealing feature for an emulator.
2. Maximum likelihood inference for θ is straightforward given analytic forms of the
(marginalized) likelihood equations
(3) p(Y |θ) = Γ[N/2]
(2π)N/2|K|1/2 ×
(
ψ
2
)−N
2
,
whose derivatives, for Newton-like optimization, are also available analytically.
Together, analytic prediction and straightforward optimization for inference, make for a rela-
tively easy implementation of a nonparametric regression.
The choice of correlation structure, Kθ(·, ·), can have a substantial impact on the nature
of inference and prediction, restricting the smoothness of the functions and controlling myriad
other aspects. However, there are several simple default choices that are popular in the litera-
ture. In this paper we use an isotropic Gaussian correlation Kθ,η(x, x
′) = exp{−||x−x′||2/θ},
where θ is called the lengthscale parameter. We make this choice purely for simplicity of the
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exposition and because it is historically the most common choice for computer experiments.
The general methodology we present is independent of this choice.
Unfortunately, the above equations reveal a computational expense that depends on the
size of the correlation matrix, K. Inverse and determinant calculations are O(N3) which, even
for modestN , can mean that (in spite of the above attractive features) GPs may not satisfy the
key requirement of being fast relative to the computer simulation being emulated. Advances
in hardware design, e.g., multicore machines and GPUs, may oﬀer some salvation. Recently
several authors (Franey, Ranjan, and Chipman, 2012; Eidsvik et al., 2013; Paciorek et al.,
2013) have described custom GP prediction and inference schemes which show a potential to
handle much larger problems than ever before.
2.2. Local approximate GP modeling. It makes sense to develop emulators which can
exploit these new resources, especially as they move into the mainstream. For obvious reasons,
emulation in better than O(N3) time is also desirable, and for that imposing sparsity is
a popular tactic. Gramacy and Apley (2014) proposed a local scheme leveraging sparsity
toward providing fast and accurate prediction, ideal for computer model emulation on modern
multicore desktops.
The idea is to focus, speciﬁcally, on the prediction problem at a particular location, x.
Gramacy and Apley recognized, as many others have before, that data with inputs far from
x have vanishingly small inﬂuence on the resulting GP predictor (assuming typical distance-
based correlation functions). Exploiting that, the scheme seeks to build a GP predictor from
data Dn(x) ≡ Dn(Xn(x)) obtained on a subdesign Xn(x) of the full design X ≡ XN , where
n  N . One option is a so-called nearest neighbor (NN) subdesign, where Dn comprises the
inputs in X which are closest to x, measured relative to the chosen correlation function, but
this is known to be suboptimal (Vecchia, 1988). It is better to take at least a few design points
farther away in order to obtain good estimates of the parameter θ (Stein, Chi, and Welty,
2004). However, searching for the optimal design Dˆn(x), according to almost any criteria,
is a combinatorially huge undertaking. The interesting pragmatic research question that
remains is, Is it possible to do better than the NN scheme without much extra computational
eﬀort?
Gramacy and Apley demonstrated that it is indeed possible, with the following greedy
scheme. Suppose a local design Xj(x), j < n, has been built up already and that a GP
predictor has been inferred from data Dj(x). Then, choose xj+1 by searching among the
remaining unchosen design candidates XN\Xj(x) according to a criterion, discussed momen-
tarily. Augment the data set Dj+1(x) = Dj ∪ (xj+1, y(xj+1)) to include the chosen design
point and its corresponding response, and update the GP predictor. Updating a GP predictor
is possible in O(j2) time (Gramacy and Polson, 2011) with judicious application of the parti-
tioned inverse equations (Barnett, 1979). So as long as each search for xj+1 is fast, and involves
no new operations larger than O(j2), then the ﬁnal scheme, repeating for j = n0, . . . , n, will
require O(n3) time, just like the NN scheme.
Gramacy and Apley considered two criteria in addition to NN, one being a special case of
the other. The ﬁrst is to minimize the empirical Bayes mean-square prediction error (MSPE):
J(xj+1, x) = E{[Y (x) − μj+1(x|Dj+1, θˆj+1)]2|Dj(x)}, where θˆj+1 is the estimate for θ based
on Dj+1. The predictive mean μj+1(x|Dj+1, θˆj+1) follows (1), except that the j+1 subscript
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568 R. B. GRAMACY, J. NIEMI, AND R. M. WEISS
has been added in order to indicate dependence on xj+1 and the future, unknown yj+1. They
then derive the approximation
(4) J(xj+1, x) ≈ Vj(x|xj+1; θˆj) +
(
∂μj(x; θ)
∂θ
∣∣∣
θ=θˆj
)2/
Gj+1(θˆj).
The ﬁrst term in (4) estimates predictive variance at x after xj+1 is added into the design,
Vj(x|xj+1; θ) = (j + 1)ψj
j(j − 1) vj+1(x; θ),
where vj+1(x; θ) =
[
Kj+1(x, x) − kj+1(x)K−1j+1kj+1(x)
]
.(5)
Minimizing predictive variance at x is a sensible goal. The second term in (4) estimates
the rate of change of the predictive mean at x, weighted by the expected future inverse
information, Gj+1(θˆj), after xj+1 and the corresponding yj+1 are added into the design. Note
that this weight does not depend on x, but in weighting the rate of change (derivative) of the
predictive mean at x it is “commenting” on the value of xj+1 for estimating the parameter of
the correlation function, θ. So this MSPE criteria balances reducing predictive variance with
learning local wigglyness of the surface.
It turns out that the contribution of the second term, beyond the new reduced variance, is
small. Gramacy and Apley show that the full MSPE criteria leads to qualitatively similar local
designs Xn(x) as ones obtained using just Vj(x|xj+1; θˆj), which provides indistinguishable out-
of-sample predictive performance at a fraction of the computational cost (since no derivative
calculations are necessary). This simpliﬁed criteria is equivalent to choosing xj+1 to maximize
reduction in variance:
vj(x; θ)− vj+1(x; θ)
(6)
= kj (x)Gj(xj+1)m
−1
j (xj+1)kj(x) + 2k

j (x)gj(xj+1)K(xj+1, x) +K(xj+1, x)
2mj(xj+1),
where Gj(x
′) ≡ gj(x′)gj (x′),
(7) gj(x
′) = −mj(x′)K−1j kj(x′) and m−1j (x′) = Kj(x′, x′)− kj (x′)K−1j kj(x′).
Those O(j2) calculations are a simple consequence of deploying the partitioned inverse equa-
tions on the salient elements of (5), thereby bypassing more expensive O(j3) ones. Although
known for some time in other contexts, Gramacy and Apley chose the acronym ALC to denote
the use of that decomposition in local design in order to recognize its ﬁrst use toward global
design of computer experiments by a method called active learning Cohn (1996). That scheme
required numerically integrating (7) over the entire design space. Although the localized ana-
logue above is simpler because it does not involve an integral, both global and local versions
require a computationally intensive search over a large set of candidates xj+1 ∈ XN\Xj(x).
Speeding up this search is the primary focus of our contribution.
Global emulation, that is, predicting over a dense grid of x-values, can be done in serial
by looping over the x’s or in parallel since each calculation of local Xn(x)’s is independent
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1. Choose a sensible starting global θx = θ0 for all x.
2. Calculate local designs Xn(x, θx) based on ALC, independently for each x:
(a) Choose a NN design Xn0(x) of size n0.
(b) For j = n0, . . . , n − 1, set
xj+1 = arg max
xj+1∈XN\Xj(x)
vj(x; θx)− vj+1(x; θx),
and then update Dj+1(x, θx) = Dj(x, θx) ∪ (xj+1, y(xj+1)).
3. Also independently, calculate the MLE θˆn(x)|Dn(x, θx) thereby explicitly obtaining
a globally nonstationary predictive surface. Set θx = θˆn(x).
4. Repeat steps 2–3 as desired.
5. Output predictions Y (x)|Dn(x, θx) for each x.
Figure 1. Multistage approximate local GP modeling algorithm.
of the others. This kind of embarrassingly parallel calculation is most easily implemented on
SMP machines via OpenMP pragmas. As we demonstrate in section 5, one can additionally
divvy up predictions on multiple nodes of a cluster for very big calculations. Finally, Gra-
macy and Apley recommend a two-stage scheme wherein local θˆn(x)’s are calculated after
each local sequential design Xn(x) is chosen, so that the second iteration’s local designs use
locally estimated parameters. This leads to a globally nonstationary model which provides
highly accurate predictions under a tight computational budget. The full scheme is outlined
algorithmically in Figure 1. It is worth remarking that the scheme is completely deterministic,
calculating the same local designs for prediction at x, given identical inputs (n, initial θ0, and
data DN ) in repeated executions. It also provides local uncertainty estimates—a hallmark
of any approximation—via (2) with Dn(x), which are organically inﬂated relative to their
full data (DN ) counterparts. Empirically, those uncertainty estimates over cover, as they are
perhaps overly conservative. Gramacy and Apley suggest adjustments that can be made to
project toward narrower bounds which are closer to their full N counterparts.
3. GPU computing. Under NVIDIA’s CUDA programming model, work is oﬄoaded to a
general purpose GPU device by calling a kernel function—specially written code that targets
execution on many hundreds of GPU cores. CUDA has gained widespread adoption since its
introduction in 2007 and many “drop-in” libraries for GPU-acceleration have been published,
e.g., the CUBLAS library which contains a cublasDgemm function that is the GPU equivalent of
the DGEMM matrix-matrix multiplication function from the C BLAS library. Such GPU-aware
libraries allow for signiﬁcant speedups at minimal coding investment, and most use of GPUs
for acceleration in statistical applications has been accomplished by replacing calls to CPU-
based library functions with the corresponding GPU kernel call from a GPU-aware library
(Franey, Ranjan, and Chipman, 2012; Eidsvik et al., 2013; Paciorek et al., 2013). This can
be an eﬀective approach to GPU-acceleration when the bottleneck in the program lies in
manipulating very large matrices, e.g., of dimension ≥ 1000, as otherwise GPU-aware math
libraries can actually be less eﬃcient than CPU ones. In our application, the calculations in
Figure 1 involve relatively small matrices by design and therefore do not beneﬁt from this
D
ow
nl
oa
de
d 
03
/0
8/
17
 to
 1
29
.1
86
.1
76
.2
19
. R
ed
ist
rib
ut
io
n 
su
bje
ct 
to 
SIA
M 
lic
en
se 
or 
co
py
rig
ht;
 se
e h
ttp
://w
ww
.si
am
.or
g/j
ou
rna
ls/
ojs
a.p
hp
 
 
 
 
 
 
 
 
 
 
 
 
 
 
 
 
 
 
 
 
 
 
 
 
 
 
 
 
 
 
 
 
 
 
 
 
 
 
 
 
 
 
 
 
 
 
 
 
 
 
 
 
 
 
 
 
 
 
 
 
 
 
 
 
 
 
 
 
 
Copyright © by SIAM and ASA. Unauthorized reproduction of this article is prohibited. 
570 R. B. GRAMACY, J. NIEMI, AND R. M. WEISS
drop-in style approach to GPU-acceleration. Instead, we have developed a custom kernel that
is optimized for our relatively small matrices and also carries out many processing steps in a
single invocation.
The nuances of our implementation require an understanding of the GPU architecture.
In the CUDA computing model, threads are grouped into blocks of up to 1024 threads per
block.1 Up to 65,535 thread blocks can be instantiated to create the kernel grid, a structure
of thread blocks on which a GPU kernel function is invoked.2 Groups of threads belonging
to a given block are simultaneously executed in a warp. All warps derived from a given block
are guaranteed to be resident on the same streaming multiprocessor (SM) on the GPU device.
The number of threads per warp is ﬁxed by the GPU architecture (our cards have 32 threads
per warp) and the assignment of threads to warps is controlled by the GPU hardware. The
number of blocks that can run simultaneously on a given SM is constrained by the amount of
memory and the number of registers required by the threads within each block. The number
of SMs and the total number of blocks is ﬁxed by the GPU hardware architecture. (Our cards
have 16 SMs, and each can host multiple blocks simultaneously.) Assigning multiple blocks
to a single SM allows threads from one block to utilize the SM, e.g., perform ﬂoating point
operations, while threads from another block wait for memory transactions to complete.
Relative to other parallel architectures, GPUs allocate a relatively small amount of mem-
ory and registers to each thread. In descending order of access speed, the types of memory
utilized for our kernels are registers, shared memory and local/global memory. Registers
and local memory are thread-speciﬁc and up to 32,768 registers are available to the threads
belonging to a given block. Shared memory (up to 48 KB per block) is accessible by all
threads belonging to the same block and provides a high-speed location for threads within
the same block to communicate with one another and work collectively on data manipulation.
Global memory (up to 5 GB per GPU device) is accessible by all threads across all blocks
but is an order of magnitude slower than shared memory and registers. Because all interblock
communication must use global memory, GPU-based applications tend to achieve high perfor-
mance only on strongly data-parallel algorithms in which work can be cleanly divided across
the thread blocks, thereby allowing them to operate independently. For detailed information
about parallelism and memory in GPUs, see Kirk and Wen-mei (2010).
Due to the multiple levels of parallelism, and the diﬀerent memory types and speeds,
constructing kernels can be diﬃcult and, sometimes, counterintuitive. In the remainder of this
section, we isolate the calculations from Figure 1 that are best suited to the GPU architecture,
describe how those can be implemented on a GPU, and discuss how best to utilize the resulting
GPU subroutine in the wider context of global approximate emulation.
3.1. GPU ALC calculation. The most computationally intensive subroutine in the local
approximate GP algorithm is step 2(b) in Figure 1: looping over all remaining candidates and
evaluating the reduction in variance (6) to ﬁnd the next candidate to add into the design.
Each reduction in variance calculation is O(j2), and in a design with N points, there are
1All values reported here are for CUDA Compute Capability version 2.0, which is the version used in our
experiments.
2We restrict ourselves to a one-dimensional grid; more blocks may be instantiated in two- and three-
dimensional grids.
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N ′ = N − j candidates. Usually N 	 j, so the overall scheme for a single x is O(Nn3),
a potentially huge undertaking called for j = n0, . . . , n for each predictive location x. As
Gramacy and Apley (2014) point out, it may not be necessary to search over all N − j
candidates—searching over a smaller set (say, N ′ = 100n) of NNs can consistently yield the
same local design as searching over the full set. However, the resulting O(n4) search can still
represent a considerable computational undertaking, even for modest n, when the number of
predictive locations is large.
The structure of the evaluations of (6), independent for each of the N ′ candidates, is
ideal for GPU computing. Each candidate’s calculation can be assigned to a dedicated thread
block so long as N ′ < 65535, i.e., the number of thread blocks. Each of the sequence of
O(j2) operations required for each candidate’s calculation (i.e., each block) can be further
parallelized across j threads within the designated block so long as j ≤ n < 1024, potentially
in parallel with many others. Some care is needed to ensure that (a) as many of these
independent calculations as possible actually do occur in parallel; (b) threads execute the same
instructions on nearby memory locations at the same time for high throughput; (c) there are
as few synchronization points as possible; (d) memory transfers to and from the GPU device
are minimized; and (e) memory accesses on the GPU are primarily to fast memory locations
rather than to high-latency global memory.
Figures 2 and 3 describe our GPU implementation via the data/memory structure and
the execution sequence, respectively. In both cases the description is for a particular block
and thread within the block, indexed by b and t, respectively. The b index selects a candidate
xb from a row of the set of remaining candidates X˜j(x) = XN\Xj(x). When the kernel
executes, many blocks, i.e., a range of b-values, are run in parallel. The number which execute
in parallel depends on the size of the problem, j and N , and other operating conditions,
but we ﬁnd that it is typically in the hundreds for the problems we’ve attempted. Within a
block, the t index selects a column of a matrix, or an entry of a vector, in order to parallelize
the within-block computation. Based on the value of t, threads can take diﬀerent execution
paths. However, execution is swiftest when ≈ 32 threads (the warp size) execute the same
sequence of operations on adjacent memory locations. Therefore an eﬀort has been made to
avoid divergent execution paths whenever possible.
Figure 2 describes the inputs/outputs (ﬁrst two tables) and the working memory (last
two) of the GPU kernel. The right-hand columns of the tables describe variables in terms
of quantities in (6). Note that some are reused. The table headings indicate what type of
memory the variable is stored in. Initially, all nonscalar inputs reside in slow global memory.
Parts of global memory that are frequently accessed by the block, b, are copied into that
block’s shared memory. Shared memory locations which are repeatedly accessed by particular
threads, t, within a block use temporary register storage. No local memory is required for
our kernels. As a visual queue we use a subscript t to distinguish between a register quantity
indexing a particular value of a shared memory array. For example, kt is used to calculate
what will eventually reside in k[t], the tth indexed shared memory mapping pointed to by k.
Eventually, k will store kj(xb), a j-vector, and will later be reclaimed to store K
−1
n kj(xb).
Several of the steps outlined in Figure 3 require more detailed explanation. Notice that
steps 2 and 6 assume an isotropic Gaussian correlation function. Simple modiﬁcation would
accommodate another family and/or a separable version via a vectorized θ parameter. In two
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The thread is indexed by t, and the block by b.
Scalar inputs stored in registers:
variable description
j integer number of rows in the current local design Xj(x)
θ double precision lengthscale parameter θ
η double precision nugget parameter η
N the number of rows (N − j) in the candidate matrix X˜ = XN\Xj(x)
p integer number of columns in Xj(x) and X˜
Double-precision input (and output) arrays stored in global memory:
variable description
X row-wise ﬂattened Xj(x), a j × p matrix
K−1 row-wise ﬂattened K−1, a j × j matrix
X˜ row-wise ﬂattened XN\Xj(x), a (N − j)× p matrix
h covariances K(x,X) between x and rows of X, an n-vector
Δ an N − j vector containing the output of Eq. (6)
Double-precision working memory scalars stored in registers:
variable eventual contents via analog in Eq. (6)
m−1 m−1j , identical for all threads in block b
kt (kj(x))t, the t
th element of kj(x)
later re-used for the tth entry of K−1j kj(xb)
gt (gj(xb))t, the t
th element of gj(xb)
t K(xb, x), identical for all threads t in block k
later re-used for the tth entry of G−1j (x
′)m−1j (xb)kj(x)
Double-precision working memory arrays stored in shared memory:
variable eventual contents via analog in Eq. (6)
xb a p-vector: the b
th candidate/row of X˜
k kj(x), a j-vector;
later re-used for element-wise product of kj(xb) and K
−1
j kj(xb)
g gj(xb), a j-vector
 a j-vector with element-wise product of kj(x)
 and K−1j kj(xb);
later re-used for product of kj(x)
 and G−1j (x
′)m−1j (xb)kj(x)
Figure 2. Inputs, outputs, and working memory used by the GPU kernel computing (6).
places, a sequence of two synchronized steps (3 → 4 and 6 → 7) calculate the scalar value(s)
of a quadratic form by ﬁrst having each thread, asynchronously, ﬁll a particular entry in a
j-vector, and then sum its elements via a reduction. Reductions are a way to get multiple
threads to work simultaneously toward calculating something that is more natural serially, like
a sum. Our implementation, abstracted as “sum.reduce(t, v)” for thread t’s contribution to
calculating the sum of the vector v, uses the logarithmic version described on the SHARCNET
(2012) pages, which makes use of j/2 threads. Since more than half of the threads are idle
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Recall that t indexes the thread and b indexes the block.
Each enumerated set of instructions is implicitly followed by a thread synchronization.
1. % Copy the bth candidate (row of X˜) into faster shared memory.
if (t < p) then xb[t] ← X˜b[b× p+ t]
2. % Calculate Kj(xb, x).
kt ← 0
for (i ∈ {1 : p}) do kt ← kt + (xb[i]−X[t× p+ i])2
k[t] ← exp{−kt/θ}
3. % Initialize gj(xb) with K
−1
j kj(xb), and prepare kj(xb)
K−1j kj(xb).
gt ← 0
for (i ∈ {1 : j}) do gt ← gt + k[i] ×K−1[i× j + t].
[t] ← gt × k[t]
4. % Complete the dot product kj(xb) ·K−1j kj(xb).
[0] ← sum.reduce(t, )
5. % Calculate μ−1j (xb), and finish gj(xb).
m−1 ← 1.0 + η − [0]
g[t] ← gt/m−1
% Without syncing threads, calculate Kj(x, xb) and initialize the output array.
∗
kt ← 0
for (i ∈ {1 : p}) do kt ← kt + (xb[i]− x[i])2
Δ[b] ← exp{−kt/θ}
6. % Prepare kj(x)
G−1j (xb)kj(x) and k

j (x)gj(xb).
t ← 0 for (i ∈ {1 : j}) do t ← t + g[t]× g[i] × μ−1t
[t] ← t × h[t]
k[t] ← h[t]× g[t]
7. % Complete the dot products kj(x) ·G−1j (x′)m−1j (xb)kj(x) and kj(x) ·K−1j kj(xb).
[0] ← sum.reduce(t, )
k[0] ← sum.reduce(t, k)
8. % Wrapping up Eq. (6).∗
Δ[b] ← [0] + 2.0× k[0] ×Δ[b] + Δ[b]2/μ−1
Figure 3. Psuedocode for the GPU kernel computing (6). Comments are indicated by lines beginning with
%; those followed by * superscripts indicate that the following commands need be executed only on one thread,
e.g., thread t = 0.
in this reduction, we implemented our own bespoke version (employing the idle threads) for
the two simultaneous reductions required by Step 7, which led to a 10% speedup compared
to two separate reductions. [See Appendix A.]
Step 3 is the most computationally intensive, since it involves accessing j items stored in
global memory, the tth column of K−1. There is one other j-loop (step 6), but it accesses
faster shared memory. Staging the tth column of K−1j in shared memory does not lead to a
faster implementation since multiple accesses of this data are not required within the block.
By contrast, we copy a row of X˜ into shared memory (step 1) since it is reused (step 5),
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thereby avoiding multiple transactions on global memory in this phase of the algorithm. We
remark that it is very important to work columnwise with K−1 as opposed to rowwise to
ensure coalescence in memory transactions. Working columnwise allows warps of threads to
access adjacent memory locations storing K−1. Working rowwise, i.e., accessing K[t× j + i],
gives the same answer (because the matrix is symmetric) but is about j-times slower.
Finally, we remark that the output, Δ, is not normalized. A ﬁnal step, multiplying by
ψ/(j−2), is required to match the expression in (6). This can be done as a CPU postprocessing
step, although it is slightly faster on the GPU. In Figure 3,
9. % Normalize by the global variance estimate.
Δ[b] ← ψΔ/(j − 2).
Observe that this is not actually required to ﬁnd the argmax in step 2(b) of Figure 1.
3.2. GPU–CPU full GP approximation. The GPU kernel described above implements
steps 2(a) and 2(b) in Figure 1. Here we discuss how it can be best situated within the outer
loop(s), ultimately being applied over all predictive locations x ∈ X . The simplest option
is to serialize: simply calculate for each x in sequence, one after another. Within that loop,
iterate over j = n0, . . . , n, performing the required CPU calculations amidst GPU kernel calls
to calculate (6). We show in section 4 that this leads to signiﬁcant speedups compared to
a serial CPU-only implementation. But it makes for an ineﬃcient use of a multiplicity (i.e.,
1-CPU and 1-GPU) of computing resources. The CPU is idle while the GPU is working, and
vice versa.
Both ineﬃciencies are addressed by deploying a threaded CPU version identical to the
original one advocated by Gramacy and Apley (2014), i.e., using OpenMP. The diﬀerence here
is that speedups are attained even in the case of a single CPU core because while one CPU
thread is waiting for a GPU kernel to ﬁnish, other CPU threads can be performing CPU
operations and/or queuing up the next GPU calculations. Having a small backlog of GPU
kernels waiting for execution is advantageous because it means the next kernel will start
immediately after the current one ﬁnishes.
There are diminishing returns for increasing numbers of CPU threads as they compete for
resources on both the CPU and GPUs. There would eventually be negative returns due to
ineﬃciencies on the CPU (too many context switches) or GPU (not enough memory to queue
executions). This latter concern is very unlikely though since, e.g., our device has more than
5 GB of global memory. When N ′ < 65535 and j ≤ n < 1024, i.e., the block and thread
constraints, we can still queue quite a few kernels. In typical approximations N ′ and n are
an order of magnitude smaller and we ﬁnd that (marginal) speedups are still observed when
there are more than four CPU threads per CPU core (in the 1-GPU case).
Obviously, when there are multiple CPUs and/or multiple GPUs, CPU threading is es-
sential lest the duplicated resources remain untapped. We assume here that all GPUs are
identical3 and, so long as the CPU threads spread the kernels roughly equally among GPUs,
no further load balancing considerations are required (Hagan, 2011). Given a ﬁxed number
of GPUs (including zero for a CPU-only version) we ﬁnd a nearly linear speedup as CPU
cores (with one thread each) are added. Multiple threads per CPU core can help, although
only marginally as the number of cores increases, and only if there is at least one GPU. For
3Modern multicore CPUs are always identical when in the SMP conﬁguration.
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example, we will show that 32 threads with 16 cores and one or two GPUs is marginally faster
than using 16 threads—one per core. As GPUs are added the initial beneﬁts are substantial,
especially when there are few CPUs. In that case it again makes sense to have more threads
than CPU cores.
4. Empirical results for the new GPU version. In this section we borrow the two-
dimensional data and experimental apparatus of Gramacy and Apley (2014). This allows
us to concentrate on timing results only—the accuracy, etc., of the resulting predictions are
identical to those reported in that paper. Our discussion is broken into two parts, ﬁrst focus-
ing on the ALC calculations in isolation, then as applied in sequence to build up local designs
for many input locations, independently (and in parallel). The node we used contains two
NVIDIA Tesla M2090 GPU devices with 5 GB of global memory, and the L1 cache option
is set to prefer shared-memory (giving 48 KB per block). It has dual-socket 8-core 2.6 GHz
Intel Sandy Bridge Xeons with 32 GB of main memory.
4.1. GPU calculations. Here we study the performance of GPU ALC calculations (section
3.1) relative to the one-CPU-only alternative, beginning with Figure 4, which summarizes the
result of an experiment set up in the following way. We focus on a single reference location, x,
the value of which is not important as the timing results are the same for any x. We consider
N ′ = 60K, which is close to the maximum number of blocks, with one block per candidate.
The only thing that varies is the local design size n, from n = 16 to n = 512 (in steps of
size 4). All the required correlation matrices, etc., are presumed to be calculated in advance
(conditional on subdesigns Dn(x) and candidates X˜). The time needed to build these is not
included in the comparison, as they are required as inputs by both CPU and GPU methods.
The extra time needed to copy data from CPU to GPU is, however, included in the GPU
timings.
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Figure 4. Comparing CPU-only and GPU-only wall-clock timings for the ALC calculation at each of
ncand = 60000 candidate locations for varying n, the size of the local design. It is assumed that the relevant
covariance structures are precomputed, so these are not incorporated into the timing results. The left plot shows
absolute performance on a log scale; the right plot makes a relative comparison via ratios of times.
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The left panel of the ﬁgure shows log timings separately for the CPU and GPU; the right
panel shows the relative speedup oﬀered by the GPU obtained by dividing the CPU time by
the corresponding GPU one. We observe the following. The speedups range between 20x
and 75x, with more modest speedups for small n owing to fewer economies of scale. Two
explanations are (a) initiating data transfers to the GPU are relatively expensive when only
a small amount of data is sent/received and (b) when n is small the number of GPU threads
per block (also n) is low, which results in low GPU throughput. We note that it may be
possible to increase performance in the second case, for low block index b, by implementing
more complex thread allocation logic to increase the number of threads per block. However,
we favor a direct mapping that leads to a clear implementation over a more complex but
potentially more performant solution.
Observe (Figure 4, right) that the time series of GPU compute times is periodic, which
is a consequence of the GPU architecture. Several factors contribute to this phenomenon.
Executions where n is a multiple of the warp size, i.e., n = 32k, tend to be faster, on average.
Our reduction scheme (for dot products, etc.) is fastest when n is a power of 2. There is a
sweet spot near n = 128, a power of 2 and multiple of 32, with diminishing returns thereafter
due to the quadratically growing K−1n that must be transferred to the GPU over the relatively
slow PCIe bus.
4.2. Full GP approximations via CPU and GPU. Here we study how the entire local
design scheme, deploying extensive ALC search as a subroutine, compares under GPU versus
CPU when calculated for a dense set of predictive localtions x in a global prediction exercise.
As in section 4.1, we primarly vary the approximation ﬁdelity via the local design size, n.
A quick proﬁling of a CPU-only version, varying n and x, reveals that ALC computations
represent the majority of compute cycles, at 50–98%. That wide range arises due to the relative
amount of ALC work required compared to other calculations. For example, each iteration j
requires CPU routines to update the GP correlation structure. At the end, when j = n, MLE
calculations may also be invoked. Both can require a relatively substantial number of cycles
depending on the value of j, n, and the quality of initial θx values, with bad ones leading
to more likelihood evaluations to ﬁnd the MLE. As j, n, and N ′ are increased, leading to a
higher ﬁdelity approximation, the computational demands increase for ALC relative to the
other CPU routines, leading to more impressive speedups with a GPU implementation.
To start things oﬀ, Figure 5 compares a CPU-only version to one leveraging one- and
two-GPU ALC calculations. The metric shown on the y-axis is a ratio of the wall-clock
execution times obtained while predicting at ∼ 10K locations, with n = 50 and using N ′ =
1000 NN candidates. The numerators in that ratio are times calculated from the reference
implementation, a single CPU core without GPU(s). The denominators come from each
CPU-GPU competitor, with one or two GPUs, respectively, so that we may interpret the
ratio as a factor of improvement over a single-CPU-core-only implementation. (Otherwise
the setup is identical to the previous subsection.) The x-axis varies the number of OpenMP
CPU threads, where each thread works on a diﬀerent local predictive location x, as described
brieﬂy in section 2.2. Threaded computing does not beneﬁt a single-CPU-core-only version.
However, since GPUs can execute in parallel with other CPU calculations, the entire scheme
beneﬁts from having multiple CPU threads because they can asynchronously queue jobs on
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Figure 5. Speedups from GPU versions for varying CPU threads on a one-core CPU.
the GPU devices. The trend is that speeds increase, with diminishing returns, when the
number of threads is increased. Notice how odd numbers of threads are suboptimal, which is
a peculiarity of the particular GPU-CPU architecture on our machine. Also, notice how the
two-GPU setup is marginally slower than the one-GPU one, suggesting that the single CPU
core is not able to make eﬃcient use of the second GPU device.
The previous example illustrates how CPU-only and CPU/GPU schemes might compare
on an older-model laptop or desktop connected to a modern GPU. These days even laptops
are multicored (usually two cores), and most modern research workstations have at least
four cores. It is not uncommon for them to have up to 16. Therefore we next factor SMP-
style parallelization into the study. In some ways this leads to a fairer CPU versus GPU
comparison, since GPUs are technically multicore devices (albeit with very simple cores).
Figure 6 summarizes the result of an experiment utilizing up to 16 cores and two GPUs.
Problem sizes are varied along the columns of the ﬁgure ((n = 50, N ′ = 1000), (n = 50, N ′ =
2000), (n = 128, N ′ = 2000)) and a number of OpenMP CPU threads and GPUs is varied in
each plot. The top row in the ﬁgure shows log timings, whereas the bottom row shows times
relative to the CPU-only calculation, via the same ratio used in Figure 5.
First consider the results obtained for a single CPU thread. The ﬁgure shows that the ALC
GPU computation yields between a 6x and a 20x speedup, with the better ratios obtained as
the ﬁdelity of the approximation increases. Note that the one-GPU and two-GPU results are
the same in this case—a single CPU thread cannot make eﬀective use of multiple GPUs.
When multiple OpenMP CPU threads are in use the compute times steadily decrease as
more processors are added. For example, considering the CPU-only results, the ratio of the
one-CPU time to the 16-core CPU time is 14.5 for all three problem sizes, which suggests very
good eﬃciency (the best we could hope for is 16x). In the case of the ﬁrst column, the 16-CPU
thread solution is faster than the one-CPU thread version interfacing with a GPU. (In fact
it is better up to about ﬁve CPU threads for the GPU). Using 16 CPU threads performing
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Figure 6. Comparing full global approximation times for a ∼ 40K-sized design and a ∼ 10K predictive
locations under various CPU/GPU conﬁgurations and approximation ﬁdelities (larger n and/or N ′). The top
row makes absolute comparisons via log compute times; the bottom row makes a relative comparison to CPU-only
compute times via a ratio. The solid horizontal line is at 1 on the y-axis.
CPU-only calculations is almost as good as allowing those same 16 threads to queue jobs on
a single GPU, which is creating a bottleneck. The results for two GPUs are much better, and
we would expect the relative timings to be even better with more GPUs.
We conclude that both SMP and GPU paradigms are helpful for calculating the local GP
approximation. Their combined eﬀorts, compared to using a single CPU alone, represent a
33x, a 50x, and a 100x improvement in wall-clock time on the three problem sizes, respectively.
If only one option were made available, single CPU-only or single GPU+CPU, the latter is
clearly preferable (giving 6–20x speedups). However, adding on multiple CPU threads can
lead to a 2.6x speedup in the one-GPU setting and about 5x in the two-GPU case for all three
problems. Finally, augmenting a 16-CPU-only setup with two GPUs gives 2.2x, 3.3x, 6.7x,
speedups respectively.
We noticed in this latter case, with 16 CPUs and two GPUs, that only 5/16 of CPU
capability was being utilized with so much of the computation being oﬀ-loaded to the GPUs.
We found that when this happens it is possible to get a further 1/4 reduction in wall-clock
times by creating new CPU threads (10 or so) to do CPU-only ALC calculations alongside
the GPU ones. Some pilot tuning is needed to get the load balancing of CPU versus GPU
calculations right. Figure 6 can serve as a guide, starting with an 80/20 GPU/CPU split
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for the lowest ﬁdelity case, increasing to 85/15 and 90/10 as the ﬁdelity, and thus relative
speedup obtained from the GPU, is increased.
5. Big computer emulation. Here we demonstrate a three-level cascade of parallelism
toward approximate GP emulation on very big computer experiment data. The ﬁrst two
levels are OpenMP-based and CUDA-based, using CPUs and GPUs, respectively, on a single
compute node. The third level is a cluster, allowing simultaneous use of multiple nodes.
For this we use the simple network of workstations model implemented in the snow package
(Tierney et al., 2013) for R, which only requires a simple wrapper function to break up the
predictive locations X into chunks—allowing each to be processed on a separate node via
clusterApply—and then to combine the outputs into a single object.4
We remark that in the case of a single node with multiple cores, our use of snow accom-
plishes something very similar to an OpenMP SMP parallelization. However, given a choice the
latter is faster than the former since establishing a cluster requires starting multiple copies
of R, sending copies of the data to each, and then combining the results. Also, our focus
here is primarily on timing results, reminding readers that ﬁdelity/computational demands
are tightly linked with emulation accuracy. In the case of our second example, Gramacy
and Apley (2014) already illustrated how a relatively thrifty approximation can provide more
accurate predictions compared to modern alternatives in a fraction of the time.
5.1. Langley glide-back booster. Our ﬁrst example is a real computer experiment for a
reusable rocket booster called the Langley glide-back booster. The computer model, developed
at NASA, involves computational ﬂuid dynamics codes that simulate the characteristics of the
booster as it reenters the atmosphere—modeling outputs such as lift as a function of inputs
such as speed, angle of attack, and side-slip angle. For more details of the experiment,
including how the emulator can beneﬁt from a nonstationary/localized modeling capability
due to abrupt dynamical transitions at speeds near the sound barrier, see Gramacy and Lee
(2009). The design5 has N = 37908 three-dimensional input conﬁgurations and six outputs,
but we consider only the ﬁrst one, lift, here. The design is gridded to be dense in the ﬁrst input,
speed, and coarse in the last, side-slip angle. We consider using the local GP approximation
method to interpolate the lift response onto a regular grid that is two times more dense in
the ﬁrst input and three times more dense in the second two. That gives a predictive grid of
size |X | = 644436.
Our setup here mimics the apparatus described in section 4.2, using four identical compute
nodes, each having 16 cores and two GPUs. We establish 16 OpenMP CPU threads queuing
GPU ALC calculations on both GPUs, and 12 further OpenMP CPU threads performing CPU-
only ALC calculations, initially allowing the GPUs to take 80% of the ALC work. The snow
package distributes an equal workload to each of the four nodes. The ALC searches are over
N ′ = 1000 NN candidate locations, starting at n0 = 6 and ending at n = 50, i.e., following
the leftmost panel in Figure 6. The wall-clock time for the full emulation was 21 minutes.
4The built-in parallel package can also be used instead of snow. In our setup, cluster nodes are allocated
via SLURM, an open-source Linux scheduler, and are connected by an Inﬁniband FRD10 fabric.
5The version of the data we consider here is actually the output of Gramacy and Lee’s emulation of computer
simulations adaptively designed to concentrate more runs near speeds of Mach one, i.e., at the sound barrier,
using a partition-based nonstationary model.
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By way of comparison, a single-CPU-only version (but fully utilizing its 16 cores) takes 235
minutes (4 hours) and fully using all CPU cores on all four nodes takes about 58 minutes (1
hour). Therefore the GPUs yield about a 4x speedup, which is a little better than the 2x
speedup indicated in the bottom-left panel in Figure 6.
A higher ﬁdelity search with N ′ = 2000, mimicking the middle panel of Figure 6 except
the CPU/GPU load was beneﬁcially rebalanced so that GPUs do 90% of the work, took 33
minutes in the full (4x 2-GPU/16-CPU) setting. A single CPU-only version (16 cores) takes
458 minutes (∼8 hours) and using all four nodes takes 115 minutes (∼2 hours). So the GPUs
yield a 4x speedup, which is in line with the bottom-middle panel of Figure 6. Increasing the
ﬁdelity again to N ′ = 10K, and rebalancing the load so that GPUs do 95% of the ALC work
by allocating 12 extra CPU threads to do the rest, takes 112 minutes on all 4x 2-GPU/16-
CPU nodes, representing a more than 5x speedup compared to the 4x 16-CPU (i.e., no GPU)
version. Alternatively, keeping N ′ = 2000 but increasing the local design size to n = 128,
mimicking the right column of Figure 6 except with GPUs again doing 95% of the ALC work,
takes 190 minutes, representing an almost 6x speedup.
5.2. A 1-hour supercomputing budget. We wrap up with a search for the largest em-
ulation possible on the resources available to us. For data generation we chose the borehole
function (Worley, 1987; Morris, Mitchell, and Ylvisaker, 1993) which provides a familiar bench-
mark. It has an eight-dimensional input space, and our use of it here follows directly from
Gramacy and Apley (2014), who copied the setup of Kaufman et al. (2012); more details can
be found therein.
Table 1 summarizes the timings and accuracies of designs from size N = 1000 to just over
N = 1M, stepping by factors of two. To keep things simple, the predictive set size is taken to
match the design size (|X | = N), but note that they are diﬀerent random (Latin hypercube)
samples. We allowed the ﬁdelity of the approximation to increase with N along a schedule that
closely matches settings that have worked on similarly sized problems. Speciﬁcally, we started
with (n = 40, N ′ = 1000) for the smallest problem (N = 1000), and each time N doubled
we increased n additively by two and N ′ multiplicatively by 1.5. The left panel of the table
shows results from a 96-node CPU cluster, where each node has 16 cores. The middle panel
shows results from a ﬁve-node GPU/CPU cluster, where each node has two GPUs and 16
cores. Unfortunately, the infrastructure we had access to did not allow CPU and GPU/CPU
nodes to be mixed. The ﬁnal panel shows the speedup factor from the GPU nodes assuming
we had 96 instead of ﬁve.
On the CPU nodes, over a million inputs and outputs can be processed in under an
hour, ∼100K in about a minute, and ∼10K in about two seconds. The GPU/CPU cluster
has a little less than half the capacity, processing half a million points in just over an hour.
Assuming we had more GPU/CPU nodes, the ﬁnal column suggests that the GPUs make the
whole execution 2.5–4.5x faster on these problems. Notice that these eﬃciencies decrease and
then increase again as ﬁdelity is increased. The initial high eﬃciencies are actually due to
ineﬃciencies in the snow execution: 96 cores is overkill for problems sized in the few thousands,
requiring too much of a communication overhead between master and slave nodes, whereas
the latter high eﬃciencies are due to improvements in GPU throughput for larger problems.
Finally, notice that accuracy (out-of-sample MSE) is steadily improving as ﬁdelity increases.
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Table 1
Timings and out-of-sample accuracy measures for increasing problem sizes on the borehole data. The “mse”
columns are mean-squared predictive error to the true outputs on the |X | = N locations from separate runs
(hence the small discrepancies between the two columns). Both CPU and GPU nodes have 16 CPU cores. So
the “96x CPU” shorthand in the table indicates 1536 CPU cores.
96x CPU
N n N ′ Seconds mse
1000 40 100 0.48 4.88
2000 42 150 0.66 3.67
4000 44 225 0.87 2.35
8000 46 338 1.82 1.73
16000 48 507 4.01 1.25
32000 50 760 10.02 1.01
64000 52 1140 28.17 0.78
128000 54 1710 84.00 0.60
256000 56 2565 261.90 0.46
512000 58 3848 836.00 0.35
1024000 60 5772 2789.81 0.26
5x 2 GPUs
Seconds mse
1.95 4.63
2.96 3.93
5.99 2.31
13.09 1.74
29.48 1.28
67.08 1.00
164.27 0.76
443.70 0.60
1254.63 0.46
4015.12 0.36
13694.48 0.27
CPU
5·GPU/96
Eﬃciency
4.73
4.26
2.79
2.66
2.61
2.87
3.29
3.63
4.01
4.00
3.91
By way of comparison, Gramacy and Apley (2014) showed that with N ∈ {4000, 8000} the
approximations were at least as accurate as those in Kaufman et al. (2012) with less than 1%
of the computing eﬀort.
However, comparisons based on accuracy in this context are at best strained. In cases when
each method can execute fast enough to perform a full analysis (e.g., limiting to n < 10000),
we’ve observed (based on comparisons like the ones above) accuracies that are strikingly similar
across a wide swath of comparators. We think it is reasonable to suggest that this would
remain true for larger problem sizes, although this is nearly impossible to verify. Often the
largest runs reported by authors are on proprietary data, and some involve proprietary library
routines, which makes reproducibility diﬃcult. For example, the largest problem entertained
by Kaufman et al. (2012) was a cosmology example with (N = 20000, |X | = 80000), but timing
information was not provided and the data is not publicly available to our knowledge. Paciorek
et al. (2013) entertained (N = 67275, |X | = 55379), but again without timing information or
public data. Therefore, we conclude that our method is at worst a worthy competitor relative
to these alternatives, but oﬀering the potential for similar emulation quality on problems that
are several orders of magnitude larger.
6. Discussion. The local GP approximation of Gramacy and Apley (2014) swaps a large
problem for many small independent ones. We show in this paper how those many small
problems can be solved on a cascade of modern processing units. We think this is particularly
timely research. Many modern desktops have multiple cores and (sometimes) multiple GPUs,
and many modern “supercomputers” are not much more than enormous clusters of high-end
multicore desktops and GPUs.6 Our primary focus was on a GPU-accelerated version of a
key subroutine in the approximation, allowing a faster execution at lower cost. Although
6Some really modern supercomuters are essentially clusters of GPUs with very little CPU computing capa-
bility, although we did not have access to such a setup for the empirical work in this paper.
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results have emerged casting doubt on some of the speed claims made in scientiﬁc computing
contexts for GPUs (e.g., Lee et al., 2010), it is still the case that, penny for ﬂop, GPUs are
cheap. Therefore, its proportion of available ﬂops will continue to grow relative to CPUs for
some time to come.
We take a diﬀerent tack to the use of GPUs for GP computer emulation compared to
other recent works, which primary oﬄoad large matrix calculation to GPUs. As we show,
the combined eﬀects of approximation and massive parallelization can extend GP emulation
to problems at least an order of magnitude larger than what is currently possible. We note
that others have had similar success parallelizing non-GP models for computer emulation.
For example, Pratola et al. (2014) parallelized the Bayesian additive regression trees method
using the message passing interface and reported handling designs as large as N = 7M using
hundreds of computing cores. Such eﬀorts will likely remain in vogue so long as computing
resources continue to grow “out” (with more nodes/cores, etc.) faster than they grow “up,”
which will be for quite some time to come.
Appendix. Double reduction CUDA code. The CUDA GPU kernel sumBoth assumes that
both inputs d_data1 and d_data2 have length n and the call is
sumBoth<<1,n>>(d_data1, d_data2) so that blockDim.x = n.
__global__ void sumBoth(double *d_data1, double *d_data2)
{
int tid = threadIdx.x;
int nelem = blockDim.x;
int nTotalThreads = NearestPowerOf2(nelem);
int halfPoint = (nTotalThreads >> 1);
if (tid < halfPoint) {
int thread2 = tid + halfPoint;
if (thread2 < nelem) {
d_data1[tid] += d_data1[thread2];
d_data2[tid] += d_data2[thread2];
}
}
__syncthreads();
// now its a regular power of 2 reduction on data of size halfPoint
if (tid < halfPoint){
if(tid < halfPoint/2) { // First 1.2 of the threads work on d_data1
for(unsigned int s=halfPoint/2; s>0; s>>=1) {
if (tid < s) d_data1[tid] += d_data1[tid + s];
__syncthreads();
}
} else { // Second 1/2 of the threads works on d_data2
tid = tid - (halfPoint/2);
for(unsigned int s=halfPoint/2; s>0; s>>=1) {
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if (tid < s) d_data2[tid] += d_data2[tid + s];
__syncthreads();
}
}
}
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